# Implications of Small Geometry Effects on *gm*/*ID* Based Design Methodology for Analog Circuits

Jack Ou<sup>®</sup>[,](https://orcid.org/0000-0002-0038-9058) *Member, IEEE*, and Pietro M. Ferreira<sup>®</sup>, *Senior Member, IEEE* 

*Abstract***—Small geometry effects have become increasingly important in analog circuits as transistors continue to shrink.** As a result, transconductance-to-drain current  $(g_m/I_D)$  transis**tor parameters are no longer width-independent. In this brief, a procedure to develop "unit-sized" transistors with minimal sensitivity to small geometry effects is proposed. It is shown that by using the unit-sized transistors, the impact of small geometry** effects on  $g_m/I_D$  dependent parameters such as current density **and self gain can be reduced to 3.6% and 1.5%, respectively.**

*Index Terms***—***gm/ID* **design approach and small geometry effects.**

## I. INTRODUCTION

**T** HE SO called "*gm*/*I<sub>D</sub>* design approach" was originally developed by Silveira *et al.* as a sizing tool with the premise that current density is width-independent and is dependent on the ratio of transconductance over DC drain current  $(g_m/I_D)$  [\[1\]](#page-4-0). The design methodology was validated in a long channel process and showed excellent correspondence with the predicted data [\[1\]](#page-4-0). As transistor dimensions continue to shrink, small geometry effects such as inverse narrow width effect (INWE) [\[2\]](#page-4-1), [\[3\]](#page-4-2), reverse short channel effect (RSCE) [\[4\]](#page-4-3), and shallow trench isolation (STI) induced stress [\[5\]](#page-4-4)–[\[8\]](#page-4-5) have become increasingly important in analog design. There is, hence, a need for incorporating the impact of small geometry effects in the  $g_m/I_D$  design flow.

Sameer *et al.* [\[9\]](#page-4-6) introduced an automated post circuit design strategy that minimizes STI induced stress while Zhang *et al.* [\[10\]](#page-4-7) developed a circuit synthesis technique which uses geometric programming to minimize the effects of STI induced stress, the well proximity effect and RSCE. Ou *et al.* [\[11\]](#page-4-8) presented a sophisticated analog layout placement technique that accounts for layout dependent effects. However, there remains a need for a less computationally intensive approach for incorporating small geometry effects in the analog circuit design flow.

Manuscript received February 8, 2018; revised April 4, 2018; accepted June 5, 2018. Date of publication June 12, 2018; date of current version December 20, 2018. This work was supported by California State University Northridge under the 2017–2018 CSUN Research Fellowship. This brief was recommended by Associate Editor D. D.-C. Lu. *(Corresponding author: Jack Ou.)*

J. Ou is with the Department of Electrical and Computer Engineering, California State University Northridge, Northridge, CA 91330 USA (e-mail: jack.ou@csun.edu).

P. M. Ferreira is with the GeePs Laboratory, UMR CNRS 8507, CentraleSupélec, Université Paris-Saclay, 91192 Gif-sur-Yvette, France (e-mail: maris@ieee.org).

Digital Object Identifier 10.1109/TCSII.2018.2846484

"Unit-sized" transistors are elementary transistors that can be connected in parallel to form larger transistors with wellunderstood characteristics in analog circuit design [\[12\]](#page-4-9). In this brief, we describe a method to develop "unit-sized" transistors with minimal sensitivity to INWE, RSCE, and STI induced stress. It is shown that by using the "unit-sized" transistors,  $g_m/I_D$  parameters such as current density and self-gain remain width-independent. *gm*/*ID* design approach remains valid. Small geometry effects can be minimized without using sophisticated sizing algorithms discussed in [\[9\]](#page-4-6) and [\[10\]](#page-4-7). The "unit-sized" transistors do not account for the well proximity effect and the oxide-to-oxide spacing effect; these effects can be minimized during layout using best layout practice techniques described in [\[5\]](#page-4-4) and [\[13\]](#page-4-10).

The rest of this brief is organized as follows: In Section [II,](#page-0-0) we review small geometry effects and discuss their implications on  $g_m/I_D$  design parameters. In Section [III,](#page-1-0) we discuss the process of designing the "unit-sized" transistors with minimal sensitivity to small geometry effects. In Section [IV,](#page-3-0) we use the "unit-sized" transistors to implement circuits known to be sensitive to small geometry effects and show that by using the "unit-sized" transistors, sensitivity to small geometry effects such as stress can be reduced. Finally, we present our conclusions in Section [V.](#page-4-11)

## II. FUNDAMENTALS

## <span id="page-0-1"></span><span id="page-0-0"></span>*A. gm*/*ID Principle*

The  $g_m/I_D$  design principle is applicable to parameters that are independent of a transistor's width. Once a transistor of a given width (*W*) is characterized over a range of *gm*/*ID*, *gm*/*ID* dependent parameters such as current density can be used to quickly size up transistors, assuming that the length remains constant [\[1\]](#page-4-0).

#### *B. Small Geometry Effect*

As transistors continue to shrink, small geometry effects such as inverse narrow width effect (INWE), reverse short channel effect (RSCE), and shallow trench isolation (STI) induced stress have become increasingly important in analog design.

*1) Inverse Narrow Width Effect:* INWE is caused by parasitic fringing capacitances between the gate, the STI sidewall and the active area [\[2\]](#page-4-1). INWE is present in processes where "fully recessed" isolation or "shallow-trench isolation" is used [\[14\]](#page-4-12). The fringing field helps make the depletion region deeper and lowers *VGS* required to deplete the channel before

1549-7747  $\odot$  2018 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See http://www.ieee.org/publications\_standards/publications/rights/index.html for more information.

an inversion layer can be formed. The threshold voltage is reduced as *W* is reduced [\[2\]](#page-4-1), [\[14\]](#page-4-12).

Akers shows that the threshold voltage shift for a transistor in a fully recessed isolated process is [\[15\]](#page-4-13)

<span id="page-1-1"></span>
$$
\Delta V_{th} = \frac{qN_aW_d}{C_{ox}}\frac{W}{W+F},\tag{1}
$$

where  $N_a$  is the channel doping concentration,  $W_d$  is the depth of the gate-induced depletion region, and  $C_{ox}$  is the thin gate oxide capacitance per unit area. *F* is a fringing factor defined as

$$
F = \frac{4T_{ox}}{\pi} \ln \left( \frac{2T_d}{T_{ox}} \right),\tag{2}
$$

where  $T_d$  is the thickness of the field oxide and  $T_{ox}$  is the thickness of the gate oxide. Equation [1](#page-1-1) shows that  $\Delta V_{th}$  is increased as *W* is increased and becomes  $\frac{qN_aW_d}{C_{ox}}$  for  $W >> F$ . INWE is especially important in circuits designed to operate close to the threshold voltage. Since  $V_{th}$  is width dependent in devices affected by INWE, *gm*/*ID* parameters (e.g., current density) collected using the procedure described in Section [II-A](#page-0-1) become width dependent and cannot be generalized to transistors of arbitrary widths.

*2) STI Induced Stress:* The STI induced stress is caused by the difference between the thermal expansion coefficients of the silicon and the STI oxide [\[6\]](#page-4-14) and can be resolved into a longitudinal component along *L* (*S*<sub>*l*</sub>) and a transversal component along  $W(S_t)$  [\[7\]](#page-4-15). It affects the carrier transport properties and produces a fractional change in mobility

$$
\frac{\Delta \mu}{\mu} = \Pi_l S_l + \Pi_t S_t, \tag{3}
$$

where  $\Pi_l$  and  $\Pi_t$  are piezoresistance coefficients in the longitudinal and the transversal directions [\[8\]](#page-4-5). In addition to introducing changes to mobility, the STI stress introduces changes to band structures and brings variations to band edge, bandgap and effective density of states [\[7\]](#page-4-15), which can be captured as threshold voltage shift using  $\Delta V_{th} = K_v \Delta \mu / \mu$  [\[8\]](#page-4-5), where  $K_v$  is a process dependent coefficient.

Li *et al.* [\[7\]](#page-4-15) have shown that both  $S_l$  and  $S_t$  are increased as the longitudinal dimension along *L* and the transversal dimension along *W* of the active area are reduced. Consequently, the STI induced effects are expected to become more pronounced as the process scales [\[7\]](#page-4-15).

At the circuit level, the shifts in  $V_{th}$  and mobility translate to geometry dependent current density, making it difficult to size up transistors using width-independent  $g_m/I_D$  parameters.

*3) Reverse Short Channel Effect:* The reverse short channel effect is observed in processes where a "halo" implant is used to reduce the penetration of the source/drain depletion region into the channel. The implant creates nonuniform substrate doping along the channel, increases the average substrate doping, and increases the threshold voltage as *L* is reduced [\[4\]](#page-4-3).

The reverse short channel effect is commonly observed in modern short-channel technologies [\[14\]](#page-4-12) and can be modeled

<span id="page-1-3"></span>
$$
\Delta V_{th} = \frac{2Q_o K_o}{C_{ox} L} \left( 1 - \exp^{-\frac{L}{K_o}} \right),\tag{4}
$$

where  $K_0$  and  $Q_0$  are process parameters which determine the extent that  $V_{th}$  is increased as *L* is reduced [\[16\]](#page-4-16). Section [III-C3](#page-2-0)



<span id="page-1-2"></span>Fig. 1. Definitions of transistor parameters. *Wmin* and *Lmin* are minimum values of *W* and *L*. *m* and *n* are integer multipliers.  $V_G$ ,  $V_S$ , and  $V_D$  are 0.45 V, 0.1 V, and 0.3 V respectively. *x* represents the distance from the gate to source/drain diffusion. *y* is the minimum horizontal dimension of source/drain diffusion. *z* is the distance from source/drain diffusion to the boundary of the active area. *x*, *y* and *z* are 260 nm, 240 nm and 100 nm respectively. (a) a transistor with  $L = L_{min}$  and  $NF = 1$ . (b) a transistor with  $W = W_{min}$  and *NF* = 1. (c) a multi-finger transistor with variable *L* and *W*.

shows that to account for the RSCE effect, length specific  $g_m/I_D$  parameters should be generated.

# <span id="page-1-0"></span>III. CHARACTERIZATION OF "UNIT-SIZED" TRANSISTORS *A. Definitions*

Figure [1](#page-1-2) illustrates geometries used to develop "unit-sized" transistors. A 180-nm CMOS process with a minimum length  $(L_{min})$  of 180 nm and a minimum implementable width  $(W_{min})$ of 400 nm is used. The normalized width (*m*) is defined as  $m = W/W_{min}$ . The normalized length (*n*) is defined as  $n =$ *L*/*Lmin*. *NF* is the number of fingers.

## <span id="page-1-4"></span>*B. Transistor Model*

A design kit with transistors modeled using a scalable physics-based PSP 102.0 model is used [\[17\]](#page-4-17), [\[18\]](#page-4-18). PSP 102.0 uses the same stress model as BSIM4.4.0 [\[17\]](#page-4-17). The STI stress effect is enabled by an optional global switch (gstis).By default, the STI effect is active (gstis=1)and can be turned off by setting gstis to 0 [\[18\]](#page-4-18).

Measured drain currents are compared to simulated drain currents for three aspect ratios  $(10/10 \mu m/\mu m)$ , 10/0.18  $μm/μm$  and the 0.8/0.18  $μm/μm$ ) in order to evaluate model sensitivity of either *W* or *L*. Figure [2](#page-2-1) shows general agreement between the measured and the simulated drain currents with maximum percentage errors of 5 percent and 6.5 percent respectively for the drain currents in Fig. [2\(](#page-2-1)a) and the drain currents in Fig. [2\(](#page-2-1)b).



<span id="page-2-1"></span>Fig. 2. (a)  $I_{DS}$  as a function of  $V_{GS}$ .  $V_{DS} = 1.8$  V. (b)  $I_{DS}$  as a function of *V<sub>DS</sub>*. *V<sub>GS</sub>* = 0.6 *V*, *V<sub>BS</sub>* = 0 *V*, and *T* = 25 °C.



<span id="page-2-2"></span>Fig. 3. Width dependent (a)  $V_{th}$  and (b)  $J_D$  using the geometry and the bias condition described in Fig. [1\(](#page-1-2)a).



<span id="page-2-3"></span>Fig. 4. Effect of stress on (a)  $V_{th}$  and (b)  $J_D$  of multi-finger transistors. The geometry and the bias condition are described in Fig. [1\(](#page-1-2)c).

# <span id="page-2-7"></span>*C. A Procedure for Developing Unit-Sized Transistors With Minimal Sensitivity to Small Geometry Effects*

*1) Determination of INWE:* The extent of the inverse narrow width effect is evaluated by changing the normalized width (*m*) as illustrated in Fig. [1\(](#page-1-2)a). Figure [3\(](#page-2-2)a) shows that *Vth* is reduced as the normalized width (*m*) is reduced. Figure [3\(](#page-2-2)b) shows that current density is increased as *m* is reduced since  $V_{GS}$  is constant. At  $m = m_c$ , Fig. [3\(](#page-2-2)b) shows that the current density is 5 percent higher than the corresponding current density at  $m = 40$ .

*2) Effect of Stress:* The stress parallel to the direction of the electron carriers is minimized by increasing *NF* (number of fingers) while keeping the width per finger constant. Figure [4](#page-2-3) shows that by increasing *NF*, the effect of stress on threshold voltage and current density is minimized. At  $NF = NF_c$ , Fig. [4\(](#page-2-3)a) shows that the current density is 5 percent below the corresponding current density at *NF* = 10.

Figure [5](#page-2-4) shows the  $g_m/I_D$  dependence of a "unit-sized" transistor with a normalized length of 1, normalized width of  $m_c$ , and NF of NF<sub>c</sub>. Figure [5\(](#page-2-4)a) shows that regardless of



<span id="page-2-4"></span>Fig. 5. (a)  $V_{th}$  and (b)  $J_D$  as a function of the  $g_m/I_D$  of "unit-sized" transistors with  $m = m_c$ ,  $NF = NF_c$ , and  $n = 1$ .



<span id="page-2-5"></span>Fig. 6. (a)  $V_{th}$  and (b) current density as a function of normalized width. The geometry and the bias condition are described in Fig. [1\(](#page-1-2)b).

<span id="page-2-6"></span>TABLE I NORMALIZED WIDTH (*m*) AND NUMBER OF FINGERS (*NF*) ASSOCIATED WITH COMMONLY USED NORMALIZED LENGTH (*n*)

Application	High Speed	Moderate Gain/Speed	High Gain
$\it n$			
m			
ΝF			

stress the threshold voltage is independent of its  $g_m/I_D$ , suggesting a one-to-one correspondence between *VGS* and *gm*/*ID*. The shift in  $V_{th}$  due to stress is 2.1 mV for a  $g_m/I_D$  from 1 S/A to 27 S/A. Figure [5\(](#page-2-4)b) shows that the shift in current density due to stress is minimal, suggesting that the sizing error associated with stress can be minimized when the "unit-sized" transistors are used.

<span id="page-2-0"></span>*3) Determination of RSCE:* The extent of the reverse short channel effect can be evaluated by increasing the normalized length (*n*) while keeping the normalized width (*m*) constant as shown in Fig. [1\(](#page-1-2)b). Figure [6\(](#page-2-5)a) confirms that for  $n \leq 5$ , consistent with [\(4\)](#page-1-3), the threshold voltage is increased as *n* is reduced. The current density is reduced (Fig. [6\(](#page-2-5)b)) as the normalized length  $(n)$  is reduced [\[19\]](#page-4-19). For  $n > 5$ , the current density is reduced as *L* is increased.

The wide variation in current density and  $V_{th}$  across normalized lengths suggests that in order to account for RSCE at each *n*, the procedure described so far should be repeated to construct *length specific* "unit-sized" transistors that can be connected in parallel to build larger transistors. Table [I](#page-2-6) shows the dimensions of three length specific "unit-sized" transistors that can be used for high speed  $(n = 1)$ , moderate speed/gain  $(n = 2)$  and high gain  $(n = 5)$  applications.



<span id="page-3-1"></span>Fig. 7. A current mirror. The aspect ratio  $(W/L)$  for  $M_{COPY}$  is *N* times that of *MREF*.

As discussed in Section [II,](#page-0-0) RSCE, INWE and STI induced stress are commonly observed in modern processes. The procedure described in Section [III-C](#page-2-7) is general and can be adopted in a different process to determine dimensions of "unit-sized" transistors.

## IV. DESIGN EXAMPLES

### <span id="page-3-3"></span><span id="page-3-0"></span>*A. Current Mirror*

Stress and small geometry effects discussed in Section [III](#page-1-0) affect the output of current mirror circuits. Figure [7](#page-3-1) shows a current mirror circuit with a normalized length of five. *MR* has a normalized width of six and uses three fingers.  $M_{CP}$  is sized to be  $N$  times the aspect ratio of  $M_R$ . The stress option is enabled and disabled (simultaneously for both  $M_R$  and  $M_{CP}$ ) in order to explore the impact on stress. The current ratio (*N*) is increased from 1 to 8 in order to assess whether the  $g_m/I_D$ parameters of *MCP* are width independent.

Figure [8\(](#page-3-2)a) shows a plot of  $I_{CP}$  as a function of stress and the current mirror ratio (*N*). The maximum discrepancy occurs at  $N = 8$ , where  $I_{CP, stress} = 9.68 \mu A$  and  $I_{CP, no stress} =$ 9.35 $\mu$ A. The discrepancy (i.e.,  $|I_{CP, stress} - I_{CP, no \, stress}|$ ) is  $\approx$  3.4 percent of *ICP*,*stress*. The current mirror is biased such that both transistors ( $M_R$  and  $M_{CP}$ ) have the same  $V_{DS}$ . This result indicates that the "unit-sized" transistors developed in Section [III](#page-1-0) can be used to minimize the effect of stress.

Figure [8\(](#page-3-2)b) shows a plot of  $V_{th}$  as a function of stress and the current mirror ratio. Compared to Fig. [3\(](#page-2-2)a), the threshold voltage of a 'unit-sized' transistor exhibits minimal sensitivity to stress and is width independent as *N* is increased.

Figure [8\(](#page-3-2)c) shows a plot of the current density as a function of stress and the current mirror ratio. The largest discrepancy occurs at  $N = 8$ . With the current mirror ratio equal to 8, the current density under stress is  $0.168 \mu A/\mu m$  and the current density obtained in the absence of stress is  $0.162 \mu A/\mu$ m. The minimal deviation in current sensitivity indicates that the "unit-sized" transistor exhibits minimal sensitivity to stress. The current density under stress is flat for  $N > 2$ . This result indicates that the current density of the "unit-sized' transistor is width-independent and the "unit-sized" transistor can be used in a width-independent  $g_m/I_D$  design flow.

Both *gm* (transconductance) and *gds* (drain-to-source conductance) are proportional to *W* and thus the self-gain, which is defined as  $g_m/g_{ds}$ , is a width independent  $g_m/I_D$  parameter.



<span id="page-3-2"></span>Fig. 8. Impact of stress and current ratio on *ICP*. (a) *ICP* as a function of stress and *N*. (b) Threshold voltage as a function of stress and *N*. (c) Current density as a function of stress and *N*. (d) Self-gain as a function of stress and *N*.



<span id="page-3-4"></span>Fig. 9. 4-bit DAC developed using the current mirror in Fig. [7.](#page-3-1)

Figure [8\(](#page-3-2)d) shows a plot of the self-gain of the "unit-sized" transistor. The largest discrepancy in self-gain occurs at  $N = 8$ . The self gain under stress is 159.6 and the self-gain obtained in the absence of stress is 162.1. The minimal discrepancy in self-gain indicates that the "unit-sized" transistor is not sensitive to stress. The minimal sensitivity to *N* indicates that the self-gain of the "unit-sized" transistor is width independent. The "unit-sized" transistor can be used in a width-independent  $g_m/I_D$  design flow.

## *B. 4-Bit DAC*

Current steering digital to analog converters (DACs) are used in communication applications. A 4-bit binary weighted DAC using the current mirrors discussed in Section [IV-A](#page-3-3) is shown in Fig. [9](#page-3-4) in order to validate the procedure developed in Section [III.](#page-1-0) The steering of current generated by each current mirror is controlled by the binary bits  $(b_3, b_2, b_1, b_0)$ .  $b_0$ is the least significant bit  $(LSB)$ .  $b_3$  is the most significant bit. The currents controlled by the switching pairs are *I*, 2*I*, 4*I*, and 8*I* as indicated in Figure [9.](#page-3-4) *IL* is the output current. The stress option is enabled and disabled in the simulation in order to assess the effect of stress on the input-output transfer



<span id="page-4-20"></span>Fig. 10. Simulated input-output transfer characteristic of the 4-bit DAC. The stress option is enabled and disabled in the simulation in order to assess the effect of stress.



<span id="page-4-21"></span>Fig. 11. (a) Differential non-linearity error and (b) integral non-linearity error of the 4-bit current steering DAC.

function, differential non-linearity (DNL) error, and integral non-linearity (INL) error.

Figure [10](#page-4-20) shows a plot of the input-output transfer characteristic of the 4-bit DAC. The largest error due to stress occurs when all the binary bits are set to '1'. The full scale error is defined as the error of the full scale output current from the ideal full scale output current. The full scale error with the stress option enabled is 1.12 LSB. The full scale error with the stress option disabled is 0.73 LSB.

Figure [11](#page-4-21) shows the differential non-linearity error (DNL) and the integral non-linearity error (INL) for the 4-bit DAC designed using the "unit-sized" transistor. The stress-induced error in both DNL and INL is less than 0.1 LSB when the "unit-sized" transistors are used. This result indicates that even though the procedure described in Section [III](#page-1-0) does not capture layout dependent effects such as the well proximity effect and oxide-to-oxide spacing, it nonetheless provides circuit designers with a procedure to design "unit-sized" transistors capable of minimizing effects due to stress and small geometry effects.

## V. CONCLUSION

<span id="page-4-11"></span>Small geometry effects have become increasingly important in analog circuits as transistors continue to shrink. In this brief, it is shown that  $g_m/I_D$  parameters are no longer width independent when small geometry effects are considered. A procedure to develop length-specific "unit-sized" transistors that reduces the impact of the inverse narrow width effect and shallow trench isolation induced stress is proposed. It is shown that by using the "unit-sized transistors," the impact of stress on  $g_m/I_D$  dependent parameters such as current density and self gain can be reduced to 3.6 percent and 1.5 percent, respectively. Furthermore, the impact of stress on a 4-bit DAC is reduced when "unit-sized" transistors are used. The procedure described in this brief is general and can be used to redesign critical transistors affected by small geometry effects.

## **ACKNOWLEDGMENT**

The authors would like to thank Dr. Jui-Chu Lee from GLOBALFOUNDRIES for providing measurement data used in Section [III-B.](#page-1-4)

#### **REFERENCES**

- <span id="page-4-0"></span>[1] F. Silveira, D. Flandre, and P. G. A. Jespers, "A *gm*/*ID* based methodology for the design of CMOS analog circuits and its application to the synthesis of a silicon-on-insulator micropower OTA," *IEEE J. Solid-State Circuits*, vol. 31, no. 9, pp. 1314–1319, Sep. 1996.
- <span id="page-4-1"></span>[2] C. Pacha et al., "Impact of STI-induced stress, inverse narrow width effect, and statistical *VTH* variations on leakage currents in 120 nm CMOS," in *Proc. 30th Eur. Solid-State Circuits Conf.*, Leuven, Belgium, 2004, pp. 397–400.
- <span id="page-4-2"></span>[3] A. Sharma, N. Alam, S. Dasgupta, and A. Bulusu, "Multifinger MOSFETs' optimization considering stress and INWE in static CMOS circuits," *IEEE Trans. Electron Devices*, vol. 63, no. 6, pp. 2517–2523, Jun. 2016.
- <span id="page-4-3"></span>[4] B. Razavi, *Design of Analog CMOS Integrated Circuits*. New York, NY, USA: McGraw-Hill, 2017.
- <span id="page-4-4"></span>[5] P. G. Drennan, M. L. Kniffin, and D. R. Locascio, "Implications of proximity effects for analog design," in *Proc. IEEE Custom Integr. Circuits Conf.*, San Jose, CA, USA, 2006, pp. 169–176.
- <span id="page-4-14"></span>[6] W. Wu *et al.*, "Physical-based threshold voltage and mobility models including shallow trench isolation stress effect on nMOSFETs," *IEEE Trans. Nanotechnol.*, vol. 10, no. 4, pp. 875–880, Jul. 2011.
- <span id="page-4-15"></span>[7] X. Li, Z. Ye, Y. Tan, and Y. Wang, "A two-dimensional analysis method on STI-aware layout-dependent stress effect," *IEEE Trans. Electron Devices*, vol. 59, no. 11, pp. 2964–2972, Nov. 2012.
- <span id="page-4-5"></span>[8] N. Alam, B. Anand, and S. Dasgupta, "An analytical delay model for mechanical stress induced systematic variability analysis in nanoscale circuit design," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 61, no. 6, pp. 1714–1726, Jun. 2014.
- <span id="page-4-6"></span>[9] R. Sameer, A. N. Mohieldin, and H. M. Eissa, "An automated design methodology for stress avoidance in analog and mixed signal designs," in *Proc. 5th Int. Design Test Workshop*, Abu Dhabi, UAE, 2010, pp. 3–7.
- <span id="page-4-7"></span>[10] Y. Zhang, B. Liu, B. Yang, J. Li, and S. Nakatake, "CMOS op-amp circuit synthesis with geometric programming models for layout-dependent effects," in *Proc. 13th Int. Symp. Qual. Electron. Design (ISQED)*, Santa Clara, CA, USA, 2012, pp. 464–469.
- <span id="page-4-8"></span>[11] H.-C. Ou, K.-H. Tseng, J.-Y. Liu, I.-P. Wu, and Y.-W. Chang, "Layout-Dependent effects-aware analytical analog placement," *IEEE Trans. Comput.-Aided Design Integr. Circuits Syst.*, vol. 35, no. 8, pp. 1243–1254, Aug. 2016.
- <span id="page-4-9"></span>[12] T. Carusone, D. A. Johns, and K. W. Martin, *Analog Integrated Circuit Design*. Hoboken, NJ, USA: Wiley, 2012.
- <span id="page-4-10"></span>[13] W. P. Evans and D. Burnell, "Deep submicron effects on data converter building blocks," in *Proc. IEEE Custom Integr. Circuits Conf.*, San Jose, CA, USA, 2008, pp. 725–728.
- <span id="page-4-12"></span>[14] Y. Tsividis, *Operation and Modeling of the MOS Transistor*. Boston, MA, USA: McGraw-Hill, 1999.
- <span id="page-4-13"></span>[15] L. A. Akers, "The inverse-narrow-width effect," *IEEE Electron Device Lett.*, vol. 7, no. 7, pp. 419–421, Jul. 1986.
- <span id="page-4-16"></span>[16] N. D. Arora and M. S. Sharma, "Modeling the anomalous threshold voltage behavior of submicrometer MOSFET's," *IEEE Electron Device Lett.*, vol. 13, no. 2, pp. 92–94, Feb. 1992.
- <span id="page-4-17"></span>[17] *PSP 102.5 User Manual*, NXP Semicond., Eindhoven, The Netherlands, 2013.
- <span id="page-4-19"></span><span id="page-4-18"></span>[18] *CMHV7SF Model Reference Guide*, IBM, Armonk, NY, USA, 2014.
- [19] P. Jespers, *The gm*/*ID Methodology, a Sizing Tool for Low-Voltage Analog CMOS Circuits*. New York, NY, USA: Springer, 2010.